Abstract: Low-loss and low-crosstalk 8 × 8 arrayed waveguide grating (AWG) routers based on silicon nanowire waveguides are reported. A comparative study of the measurement results of the 3.2 nm-channelspacing AWGs with three different designs is performed to evaluate the effect of each optimal technique, showing that a comprehensive optimization technique is more effective to improve the device performance than a single optimization. Based on the comprehensive optimal design, we further design and experimentally demonstrate a new 8-channel 0.8 nmchannel-spacing silicon AWG router for dense wavelength division multiplexing (DWDM) application with 130 nm CMOS technology. The AWG router with a channel spacing of 3.2 nm (resp. 0.8 nm) exhibits low insertion loss of 2.32 dB (resp. 2.92 dB) and low crosstalk of −20.5~-24.5 dB (resp. −16.9~-17.8 dB). In addition, sophisticated measurements are presented including all-input transmission testing and high-speed WDM system demonstrations for these routers. The functionality of the Si nanowire AWG as a router is characterized and a good cyclic rotation property is demonstrated. Moreover, we test the optical eye diagrams and bit-error-rates (BER) of the de-multiplexed signal when the multiwavelength high-speed signals are launched into the AWG routers in a system experiment. Clear optical eye diagrams and low power penalty from the system point of view are achieved thanks to the low crosstalk of the AWG devices. 
Introduction
Arrayed waveguide grating (AWG) has become a key component in commercial wavelengthdivision multiplexing (WDM) systems for its multichannel wavelength selective function [1] . In low-index-contrast material systems, such as InP [2] , silica [3] and polymer [4] , highperformance AWGs have been demonstrated. However, these AWGs have large device sizes and cannot be easily integrated with other photonic devices. In recent years, AWG based on silicon nanowire waveguides [5] [6] [7] [8] [9] [10] [11] has attracted much attention for its compact size owing to the high-index-contrast property of the silicon-on-insulator (SOI) waveguide, which allows for sharp bends. Moreover, its fabrication is compatible with CMOS technology, offering a promising solution for large-scale integration with other silicon-based devices in a highdensity photonic chip. However, most of these Si nanowire AWGs have been demonstrated as wavelength (de)multiplexers previously. In 2011, S. Pathak et. al reported a compact 16 × 16 Si nanowire AWG router with a channel spacing of 3.2 nm, which offers a more complicated wavelength selective function for its cyclic rotation property [9] . The AWG routers with smaller channel spacing (e.g., <1 nm) have not been reported yet. It is well known that the Si nanowire AWG has worse crosstalk performance than the low-index-contrast device due to its increased sensitivity to the phase error of the arrayed waveguides. By using rib waveguides instead of strip waveguides [10] and broadening the arrayed waveguide width [11] , the crosstalk performance has been effectively improved. For the AWG with smaller channel spacing (e.g., 0.8 nm) which normally has several millimeter-long arrayed waveguides, the crosstalk performance becomes even worse because it is difficult to ensure good process uniformity in a relatively large area and consequently, a quite large phase error is induced. Therefore, it is challenging to realize the Si nanowire AWG with a channel spacing less than 1 nm.
In this work, a comparative study of the Si nanowire AWGs with different optimization techniques is presented. The performance improvement is shown not only from the static spectral responses, but also from the system point of view, such as eye diagrams, bit-errorrates and power penalty. The characterization results of the AWGs show that a comprehensive optimal design by incorporating both the arrayed waveguides with larger waveguide width and bi-level tapers between the free propagation region (FPR) and the arrayed waveguides is superior to those with a single optimization technique. With the comprehensive optimal design, the fabricated 3.2 nm-channel-spacing Si nanowire AWG achieves a good crosstalk performance of less than −20 dB. Based on the optimal design and well-controlled 130 nm CMOS fabrication process, a new high-performance Si nanowire AWG router with 0.8 nm channel spacing for DWDM application is successfully demonstrated. The devices show a good performance in terms of low insertion loss and crosstalk. In addition, the functionality of the Si nanowire AWG as a router is characterized and a good cyclic rotation property is demonstrated The AWGs are further employed in a high-speed transmission system where multi-wavelength signals with data rate up to 10 Gb/s are launched into the devices. Clear optical eye diagrams and low power penalty are obtained due to the low device crosstalk.
Comparative study of 3.2 nm-channel-spacing Si nanowire AWGs with different design optimizations
All of the device design is performed based on the SOI strip nanowire waveguide with SiO 2 upper-cladding. The waveguide has a height of 220 nm and a width of 450 nm, which ensures single-mode transmission and a low propagation loss. 35 arrayed waveguides with constant length difference are located between two FPRs. The performance of the AWG is usually characterized by the insertion loss and crosstalk in each channel. The optimization techniques considered here are used to reduce the mode transition loss between the FPR and the arrayed waveguides, and suppress the phase error in the arrayed waveguides. On one hand, a 20 μm-long bi-level taper which is etched 70 nm-deep and linearly tapered from 2.5 um to 0.45 um is adopted as a mode converter between the FPR and each arrayed waveguide, as implemented in [12] . On the other hand, the arrayed waveguides are designed to be 1 μm-wide in order to reduce the sensitivity of the effective index to the waveguide dimension. This method is effective to alleviate the crosstalk due to the waveguide sidewall roughness [5] . Meanwhile, the width of the arrayed waveguides at bends remains 450 nm to enable small bending radius (5 μm). Considering the above two optimization techniques, three AWG devices with 3.2 nm channel spacing are designed for a comparison as follows: AWG (#1) without any optimization, AWG (#2) with optimization of the arrayed waveguides, and AWG (#3) with both optimizations. Since the arrayed waveguide width of AWG (#2) and (#3) is larger than that of AWG (#1), the path difference is modified accordingly to maintain a 3.2 nm channel spacing. The detailed design parameters are summarized in Table 1 .
The devices were fabricated with a 130 nm CMOS process on the 200-mm SOI wafer with a top silicon layer of 220 nm-thickness and a buried oxide (BOX) layer of 2 μm-thickness. Firstly a silicon nitride (SiN) film was deposited on the wafer surface as a hard mask layer for the subsequent Si etching. Then the waveguide pattern was defined by 248-nm deep-ultraviolet (DUV) lithography. Since the phase error is mainly caused by the sidewall roughness of the arrayed waveguides, the thickness of the bottom anti-reflection coating (BARC) layer and the exposure condition were both optimized to reduce the sidewall roughness. Inductively coupled plasma reactive ion etching (ICP-RIE) was used to form the silicon waveguides with smooth sidewall and a vertical profile. Finally, a thick SiO 2 layer was deposited on the wafer surface. The microscope pictures of the fabricated AWG routers are shown in Fig. 1 . The device performance including insertion loss and crosstalk can be characterized by measuring the transmission spectrum of each channel. The light from a tunable laser was adjusted to be TE mode by a polarization controller and then coupled into one of the input channels of the AWG through grating couplers [13] . Then the light passing through the AWG was received by a power-meter.
The measured transmission spectra of AWGs (#1, #2, #3), which have been normalized to a reference waveguide, are presented in Figs. 2(a)-2(c), respectively. For the ease of performance comparison, we extract the insertion loss and crosstalk of each channel in Figs. 2(d) and 2(e), respectively. AWG (#1) shows a poor performance with respect to both the insertion loss and crosstalk because of the large phase distortion of the arrayed waveguides. The waveguide sidewall roughness induces fluctuations of the effective index and thus degrades the imaging quality at the output waveguides. For this AWG, considerable optical power of certain wavelength enters into the unwanted output channels and thus the received power in the desirable channel is reduced, which leads to both poor crosstalk performance and large insertion loss. More details of the relationship between insertion loss and crosstalk against phase error can be found in [10] . By broadening the arrayed waveguide width, it is obviously noted that the performance is greatly improved for both AWG (#2) and AWG (#3) since a wider waveguide is less susceptible to size variations. A low insertion loss of < 3 dB and a crosstalk level of < −17 dB are obtained. Further improvement is achieved by shallowly etching the arrayed waveguides near the FPR to reduce the mode transition loss, as for AWG (#3). The mode in the bi-level taper has a better match with that in the FPR, which reduces the insertion loss. According to the discussion above, a comprehensive optimal design by incorporating both the arrayed waveguides with larger waveguide width and bi-level tapers between the FPR and the arrayed waveguides is superior to those with a single optimization technique. 
Demonstration of a high-performance Si nanowire AWG with 0.8 nm channel spacing
Based on the comprehensive optimal design and well-controlled 130 nm CMOS fabrication process mentioned above, a high-performance Si nanowire AWG (#4) router with 0.8 nm channel spacing is successfully demonstrated. Figure 3(a) shows the microscope picture of AWG (#4) with 0.8 nm channel spacing. Its size is about 4 times larger than those with 3.2 nm channel spacing. This is because the path difference of the arrayed waveguides scales inversely with the channel spacing. Therefore, AWG with smaller channel spacing requires a more radical optimization (e.g., incorporating multiple optimizing techniques) to suppress the phase error as well as a more rigorous control of the process uniformity as mentioned above. Figure 3(b) shows the normalized transmission spectrum, where the insertion loss and crosstalk of each channel is extracted in Fig. 3(c) . For comparison, Table 2 summarizes the insertion loss and crosstalk performance of previously reported silicon nanowire AWGs. It can be seen that our device with 3.2 nm channel spacing has a good performance in terms of both the insertion loss and crosstalk. Meanwhile, the AWG with 0.8 nm channel spacing shows a comparative performance with those of the 1.6 nm AWGs previously reported. The demonstration of the high-resolution AWG offers potential for DWDM with small channel spacing for silicon-based optical interconnects. 
Performance characterization for the cyclic rotation properties of the Si nanowire AWG routers
The cyclic properties of the Si nanowire AWG routers were measured for both AWG (#3) and AWG (#4), as shown in Fig. 4 . Each point in these figures represents the peak wavelength of the channel, while the length of the bar equals to the 3 dB bandwidth. The insertion loss, crosstalk and input channel number are also labeled for each point. When the input light is transferred from one channel to its adjacent channel, the transmission spectra of the eight output channels shift by a channel spacing accordingly. All the points form a well-aligned 8 × 8 matrix, exhibiting clear cyclic rotation properties. For AWG (#3) and AWG (#4), the 3 dB bandwidth is ~1.1 nm and ~0.3 nm, respectively. For each input channel, the insertion loss ranges from 2 dB to 4 dB and the device exhibits a non-uniformity of 4.13 dB and 3.66 dB for AWG (#3) and AWG (#4), respectively. The insertion loss non-uniformity which results from the far field envelope with a quasi-Gaussian shape [1] can be further improved by increasing the length of FPR or introducing some special structures [14] . In addition, the crosstalk performance is slightly degraded when the light is input other than the central channel, but is still smaller than −20 dB and −15.5 dB for AWG (#3) and AWG (#4), respectively. Other important figures of merit include the central wavelength fluctuation and the channel spacing deviation. Since the two optimization techniques implemented in this work are not effective to precisely control the absolute value of the effective index of the waveguides, which determines the central wavelength and channel spacing [1] , AWGs (#3, #4) have little improvement in terms of the accuracy of central wavelength or channel spacing. The central wavelength fluctuation is several nanometers and the actual channel spacing has a ~5% deviation from the target value. Some post-fabrication tuning technology (e.g. thermal tuning [15] ) can be further used for wavelength adjustment. 
Multi-wavelength high-speed system demonstration
We further analyzed the transmission characteristics of AWG (#3) and AWG (#4) in a threechannel WDM communication system. Figure 5(a) shows the experimental setup. The tunable laser source (TLS) 3 was tuned to match the wavelength of the 4th channel (see Fig. 2 (c) and Fig. 3(b) ) in which the main signal is transmitted. The other two TLSs (TLS 2 and TLS 3) were tuned at the wavelengths that have a channel spacing of ± 3.2 nm ( ± 0.8 nm) relative to channel 4. The pulse-pattern generator (PPG) was used to drive the lithium niobate modulators (MOD) to generate high-speed (2.5 Gb/s, 5 Gb/s and 10 Gb/s) optical signals with pseudo-random binary pattern (PRBS) length of 2 31 −1. Before amplified by an erbium-doped fiber amplifier (EDFA), the signals with the wavelengths of channel 3 and channel 5 were decorrelated by using standard single-mode fiber (SSMF) with a length of 1 km. Then the multiplexed signals passed through another SSMF with various lengths (0 km, 5 km and 15km) and entered into the central input channel of the AWG, which works as a demultiplexer in this experiment. The output signal from the 4th channel was amplified by another EDFA and passed through a variable optical attenuator (VOA) and a 3 dB coupler. Finally, the BER and optical eye diagrams were measured by a bit-error-rate tester (BERT) and a digital communication analyzer (DCA), respectively. Here the BER measurement results in a back-to-back (B2B) link without AWGs are also shown for reference. One can note that at the same driving data rate, a lower power penalty is obtained in a link with AWG (#3) due to the lower interchannel crosstalk. In addition, since the extinction ratio (ER) is considerably affected by the crosstalk, the power penalty in a 10 Gb/s link with AWG (#3) and a 15 km fiber is better than that in a link with AWG (#4) and 0 km fiber. Nevertheless, a low power penalty of < 1.2 dB is achieved for the low-crosstalk 0.8 nm-channel-spacing AWG (#4) in a 10 Gb/s link with 15 km fiber length. Figure 5 (c) shows clear optical eye diagrams of the output signals in a 10 Gb/s link thanks to the low inter-channel crosstalk of the AWGs.
Conclusion
The design, fabrication and measurement of 8 × 8 Si nanowire AWG routers with low loss and low crosstalk have been presented. Based on the performance comparison of the 3.2 nmchannel-spacing AWGs with different designs, a comprehensive optimal design which incorporates both broadened arrayed waveguides and bi-level tapers between the FSR and the arrayed waveguides is proved to be more effective than those with a single optimization technique. With the comprehensive optimal design and well-controlled 130 nm CMOS fabrication process, a new high-performance Si nanowire AWG router with 0.8 nm channel spacing for DWDM application is successfully demonstrated. The cyclic rotation properties of the Si nanowire AWG routers are also shown. Moreover, system experiments have been carried out for WDM applications of the Si nanowire AWGs at various data rates and fiber lengths, showing clear 10 Gb/s eye diagrams and < 1.2 dB power penalty. These AWG devices can be integrated with other silicon-based devices [16] for various applications, such as add-drop multiplexers [17] , wavelength-selective switches [18] , spectrometers [19] , triplexers [20] , receivers [21] , etc.
